

## Pisces:

#### A Scalable and Efficient Persistent Transactional Memory

Jinyu Gu, Qianqian Yu, Xiayang Wang, Zhaoguo Wang, Binyu Zang, Haibing Guan, Haibo Chen







#### **NVM** Revolution




Non-volatile memory (NVM) is revolutionizing memory and storage

Phase-change memory (PCM)



Resistive Random-access Memory (ReRAM)



Intel/Micron 3D-XPoint





### Industrialization: Intel 3D-Xpoint

Non-volatile memory (NVM) is revolutionizing memory and storage

Phase-change memory (PCM)



Resistive Random-access Memory (ReRAM)



Intel/Micron 3D-XPoint



 The recent release of Intel Optane DC Persistent Memory (3D-XPoint) marks the transition of NVM technology from research prototypes to <u>mainstream</u> <u>products</u>



#### **NVM Features**



Intel/Micron 3D-XPoint

- Byte-addressability
- Non-volatility (high speed)
- Low read latency and high persistency cost




10x write latency comparing with DRAM

## **Programming Abstraction for NVM**

- Persistent <u>Transactional Memory</u> (PTM)
  - transaction is a widely-used abstraction
  - an efficient abstraction for programming on persistent memory:
    i.e., builds transactional memory abstraction over NVM




## **Existing PTM Issues**




Cause: exposing high NVM persistence overhead to readers

#### **Existing PTM Issues**



Cause: exposing high NVM persistence overhead to readers



Cause: over-constraining NVM persistence ordering

read-deficiency





low-scalability


# Can a PTM achieve both read-efficiency and high-scalability?

Cause: exposing high NVM persistence overhead to readers

Cause: over-constraining NVM persistence ordering

Reuse redo logs as new versions

Dual-version concurrency control Three-stage commit



#### Thanks & Welcome



## ATC 2019, 11:25 am, Track I, on July 12th



