

HyPFuzz: Formal-Assisted Processor Fuzzing

Chen Chen[†], Rahul Kande[†], Nathan Nguyen[†], Flemming Andersen[†],
Aakash Tyagi[†], Ahmad-Reza Sadeghi*, Jeyavijayan Rajendran[†]

[†]Texas A&M University, College Station, USA,

**Technische Universität Darmstadt, Germany*



TEXAS A&M
UNIVERSITY®




TECHNISCHE
UNIVERSITÄT
DARMSTADT

Massive Growth in Hardware Vulnerability

- Hardware vulnerabilities emerge at an alarming rate

Total documented hardware vulnerabilities (CVEs) by year



- Hardware vulnerabilities are difficult to be patched
 - Pentium FDIV: \$475 million, 1994
 - Meltdown and Spectre: biggest patch coordination
 - Xilinx Starbleed: vulnerability is in the silicon



How to detect vulnerabilities at the pre-silicon stage?

Source: National Vulnerability Database NVD (08/2023)

<https://www.csoonline.com/article/567525/hardware-and-firmware-vulnerabilities-a-guide-to-the-threats.html>

Existing Hardware(HW) Fuzzers

Technique	Coverage Metric	Largest Design	Vulnerability
RFUZZ	Select signals of some MUXs	5-stage Sodor core	0
DifuzzRTL	Registers driving select signals of some MUXs	Boom	16
HyperFuzzing	Inserted properties	SHA crypto engine	0
Trippel et al.	SW FSM, line, edge, HW toggle, functional	KMAC	5
TheHuzz	HW FSM, line, edge, branch, toggle	Boom	11

Limitations of Existing HW Fuzzers

- Hard-to-reach design spaces due to specific conditions
- Example:

```
// CVA6 Interrupt handler
if (mie[S_TIMER_INTERRUPT] && mip[S_TIMER_INTERRUPT])
    interrupt_cause = S_TIMER_INTERRUPT; // Supervisor Timer
if (mie[S_SW_INTERRUPT] && mip[S_SW_INTERRUPT])
    interrupt_cause = S_SW_INTERRUPT; // Supervisor Software
if (mie[S_EXT_INTERRUPT] && (mip[S_EXT_INTERRUPT] |
    irq[SupervisorIrq]))
    interrupt_cause = S_EXT_INTERRUPT; // Supervisor External
```

After 72 hours, 200K tests, *TheHuzz* did not trigger it

Probability of Triggering the Branch

```
If (mie[S_SW_INTERRUPT] && mip[S_SW_INTERRUPT])  
    interrupt_cause = S_SW_INTERRUPT; // Supervisor Software
```

$$P(S_SW_INTERRUPT==1) = \frac{1}{2}$$


```
ORI X6, X3, h'204 // Update register X6  
CSRRS X0, mie, X6 // Write the value of X6 to mie  
CSRRS X0, mip, X6; // Write the value of X6 to mip
```

$$P(\text{instr}==\text{CSRRS}) = \left(\frac{4}{1146}\right)^2$$

$$P(\text{CSR}==\text{mip}) = \frac{1}{229}$$


$$\text{Overall } P(\text{Branch}==\text{True}) = 1.16 \times 10^{-10}$$

Hybrid Fuzzing: Fuzzing + Formal Verification




HyPFuzz: Framework

○ Covered
× Uncovered



Challenge: Schedule of Fuzzer and Formal



Scheduler

- Switch from fuzzer to formal tools when $r_{fuzz} < r_{fml}$
- r_{fuzz} : coverage increment rate of the recent w tests

$$r_{fuzz(w)} = \frac{\text{total new cov. (w)}}{\text{total sim. time (w)}}$$

- r_{fml} : moving average rate on hard-to-cover point set \mathcal{C}


$$r_{fml} = \frac{\text{num. of points in } \mathcal{C}}{\text{total proof time}}$$

Evaluation

- Benchmarks: CVA6, BOOM, Rocket Core, OR1200, mor1kx
- Coverage metric: Branch
- Vulnerability detection:
 - Detected existing **11** vulnerabilities **3.06** × less time
 - Detected **three** new vulnerabilities
 - Resulted **two** CVEs: CVE-2022-33021, CVE-2022-33023
- Coverage achievement compared to:
 - *TheHuzz*: **41.24** ×, **6.84**%
 - Random regression: **239.93** ×, **12.70**%

Vulnerability Found


- CVA6 returns unknown value ('X') when accessing some control and status register (CSRs)
- ~~Example~~ Vulnerability source:



- Fuzzer alone: hard CSRRC, GPR18, GPR0, CSR31:
- Formal tool alone: GPR18=XXXXXXXXXXXXXXXXXXXX

Compatibility of *HyPFuzz*

- *FSM*: state transitions in a DUT
- *Condition*: all combinations of values of signals in branch statements



Conclusion

- HyPFuzz:
 - Automatically integrates fuzzer and formal tool
 - Dynamically schedules use of fuzzer and formal tool
 - Outperforms existing processor fuzzers
 - Found new vulnerabilities that are difficult for fuzzer and formal tool to find
 - Is compatible to different coverage metrics



Thank you!

chenc@tamu.edu

Lab Website: <https://seth.engr.tamu.edu/>

LinkedIn: <https://www.linkedin.com/in/chen-chen-127235170/>

