

AEX-Notify: Thwarting Precise Single-Stepping Attacks through Interrupt Awareness for Intel® SGX Enclaves

Scott Constable¹, Jo Van Bulck², Xiang Cheng³, Yuan Xiao¹, Cedric Xing¹, Ilya Alexandrovich¹, Taesoo Kim³, Frank Piessens², Mona Vij¹, Mark Silberstein⁴

32nd USENIX Security Symposium, August 10, 2023


¹Intel Corporation ²imec-DistriNet, KU Leuven ³Georgia Institute of Technology ⁴Technion





Part I: Problem statement

Enclaved execution: Reducing attack surface



Intel® SGX: Hardware-level isolation and attestation

Enclaved execution: Privileged side channels



Game changer: **Untrusted OS** → new class of powerful **side channels!**

Challenge: Side-channel sampling rate



**Fast
shutter speed**




**Medium
shutter speed**




**Slow
shutter speed**

SGX-Step: Executing enclaves one instruction at a time




SGX-Step: Executing enclaves one instruction at a time



SGX-Step


 <https://github.com/jovanbulck/sgx-step>

 Unwatch 27 ▾


 Fork 81 ▾

 Star 385 ▾

SGX-Step: Executing enclaves one instruction at a time





SGX-Step: Enabling a line of high-resolution attacks



1. Interrupt latency

[CCS'18, USENIX'21]




2. Interrupt counting

[CCS'19, CHES'20-21, USENIX'20]


4. Amplification

[ATC'17, CCS'19/21, CHES'17-19, S&P'20-21, USENIX'17/18/22]



3. Zero-step replaying

[USENIX'18, CCS'19, ISCA'19, S&P'21]



SGX-Step demo: Building a memcmp password oracle


```
jo@breuer:~/sgx-step-demo$ sudo ./app █
```


Root-causing SGX-Step: Microcode assists to the rescue!

PTE A-bit	Mean (cycles)	Stddev (cycles)
A=1	27	30
A=0	666	55



3. Assisted PT walk



1. Clear PTE A-bit



2. TLB flush


page walk (\$RIP)

exec


Arm timer

ERESUME

NOP₁




Root-causing SGX-Step: Microcode assists to the rescue!



1. Clear PTE A-bit




2. TLB flush




3. Assisted PT walk





Arm timer




ERESUME



NOP₁



Root-causing SGX-Step: Microcode assists to the rescue!




1. Clear PTE A-bit



2. TLB flush



3. Assisted PT walk





4. Filter zero-step (PTE A-bit)




Arm timer

ERESUME


NOP₁






Part II: Solution overview



Ideas that were rejected (1)




Breaks the OS/User contract




Ideas that were rejected (2)




Highly complex




Ideas that were rejected (3)




What if...?




Highly complex




Ideas that were rejected (3)



AEX-Notify solution overview






AEX-Notify solution overview




AEX-Notify solution overview

We implemented a fast, constant-time decoder (CTD)



Evaluation: Effectiveness



Experiments were conducted on an Intel Coffee Lake processor-based Xeon E3 platform

Evaluation: Performance

Real-world performance impact depends on **AEX frequency**...

	With Mitigation	Without Mitigation
Resuming an enclave thread	58% slowdown (6,500 → 10,300 cycles)	Performance unaffected
Handling an exception within an enclave	76% speedup	88% speedup

If the enclave is interrupted every 1 million cycles, the overhead is:

$$\frac{10,300 - 6,500}{1,000,000} = \mathbf{0.38\%}$$


Conclusions



Extensible **AEX-Notify** hardware-software co-design



Eliminate **root cause** of perfect single/zero stepping



Minimal **performance** overhead and fast **CTD**



<https://github.com/intel/linux-sgx/>



Thank you! Questions?