

Design of Access Control Mechanisms in SoCs with Formal Integrity Guarantees

USENIX Security Symposium '23


2023-08-10

Dino Mehmedagić, Mohammad Rahmani Fadiheh, Johannes Müller,
Anna Lena Duque Antón, Dominik Stoffel, Wolfgang Kunz



Threat Model

- > Increasing need for SoCs with diversified hardware
- > Third-party IPs → trust issues ☹️
- > SoC Access Control Mechanism
 - > Domains: High-security vs low-security
 - > Access control ensures that communication between domains doesn't endanger security



RPTU

UPEC for Operation Integrity

UPEC-OI:

assume

t_0 $high_micro_state_1 = high_micro_state_2;$

$t_0..t_k$ $primary_inputs_1 = primary_inputs_2;$


$t_0..t_k$ $access_ctrl_configured_1;$

prove

t_k $secure_outputs_1 = secure_outputs_2$

How long does k need to be?

Too long!



Decomposing the Proof

UPEC-OI:

assume

t_0 $high_micro_state_1 = high_micro_state_2;$


$t_0..t_k$ $primary_inputs_1 = primary_inputs_2;$


$t_0..t_k$ $access_ctrl_configured_1;$

prove


t_k $secure_outputs_1 = secure_outputs_2$

t_k $high_soc_state_1 = high_soc_state_2;$






primary_inputs_1 = primary_inputs_2



secure_outputs_1 = secure_outputs_2 ?




UPEC-OI Verification Methodology

> Induction-based approach to completely verify operation integrity

- > **Base proof:** Find all P-alerts and verify OI for a bounded time window k
- > **Step proof:** Use IPC's symbolic initial state to fast forward to any future time point in which a T-alert can occur

> Additional optimizations


- > Sound blackboxing
- > Spatial, temporal decomposition, T-alert trigger expansion...



Case Study: OpenTitan

UPEC-Driven Design of Access Control

- > Add malicious IPs to model the threat
- > Equip SoC with access control mechanism in the interconnect
- > Refine the access control mechanism through a UPEC-OI-driven design flow



Case Study: Results

UPEC-Driven Design of Access Control

Overall design process	3 person-months
Number of verify-patch iterations	19
Average property check time	~5 minutes
Longest UPEC-OI check time	11 hours
Peak memory consumption	25 GB
Design size	14 million state bits

Conclusion

- > Developed a methodology to formally verify operation integrity:
 - > Property formulation
 - > Proof decomposition
 - > Scalability and usability optimizations
- > Case study shows: UPEC-OI is feasible for realistic SoCs

More details in the paper “Design of Access Control Mechanisms in Systems-on-Chip with Formal Integrity Guarantees” – available as a preprint on

<https://www.usenix.org/conference/usenixsecurity23/presentation/mehmedagic>



Thank you!

Questions?

Contact me at:
dino.mehmedagic@edu.rptu.de

